Register — Änderungen 4603 → 4604

Zeile 18: Zeile 18:
 
===Allzweckregister===
 
===Allzweckregister===
 
{|
 
{|
 +
 
|
 
|
 
{| {{Prettytable}}
 
{| {{Prettytable}}
−
! width="30pt" | 7
+
! colspan="8" align="center" | Bytes
−
! width="30pt" | 6
 
−
! width="30pt" | 5
 
−
! width="30pt" | 4
 
−
! width="30pt" | 3
 
−
! width="30pt" | 2
 
−
! width="30pt" | 1
 
−
! width="30pt" | 0
 
−
|-
 
−
| colspan="8" align="center" | RAX
 
−
|-
 
−
| colspan="4" style="background:lightgrey" | 
 
−
| colspan="4" align="center" | EAX
 
−
|-
 
−
| colspan="6" style="background:lightgrey" |
 
−
| colspan="2" align="center" | AX
 
 
|-
 
|-
−
| colspan="6" style="background:lightgrey" |
 
−
| align="center" | AH
 
−
| align="center" | AL
 
−
|}
 
−
 
−
|
 
−
{| {{Prettytable}}
 
 
! width="30pt" | 7
 
! width="30pt" | 7
 
! width="30pt" | 6
 
! width="30pt" | 6
Zeile 53: Zeile 32:
 
! width="30pt" | 0
 
! width="30pt" | 0
 
|-
 
|-
−
| colspan="8" align="center" | RBX
+
| colspan="8" align="center" | R?X
 
|-  
 
|-  
 
| colspan="4" style="background:lightgrey" |   
 
| colspan="4" style="background:lightgrey" |   
−
| colspan="4" align="center" | EBX
+
| colspan="4" align="center" | E?X
 
|-
 
|-
 
| colspan="6" style="background:lightgrey" |  
 
| colspan="6" style="background:lightgrey" |  
−
| colspan="2" align="center" | BX
+
| colspan="2" align="center" | ?X
 
|-
 
|-
−
| colspan="6" style="background:lightgrey" |
+
| colspan="7" style="background:lightgrey" |  
−
| align="center" | BH
+
| align="center" | ?L
−
| align="center" | BL
 
−
|}
 
−
 
 
−
|
 
−
{| {{Prettytable}}
 
−
! width="30pt" | 7
 
−
! width="30pt" | 6
 
−
! width="30pt" | 5
 
−
! width="30pt" | 4
 
−
! width="30pt" | 3
 
−
! width="30pt" | 2
 
−
! width="30pt" | 1
 
−
! width="30pt" | 0
 
−
|-
 
−
| colspan="8" align="center" | RCX
 
−
|-
 
−
| colspan="4" style="background:lightgrey" |
 
−
| colspan="4" align="center" | ECX
 
 
|-
 
|-
−
| colspan="6" style="background:lightgrey" |
+
| colspan="8" style="background:lightgrey" align="center" | ? = A, B, C, D
−
| colspan="2" align="center" | CX
 
−
|-
 
−
| colspan="6" style="background:lightgrey" |
 
−
| align="center" | CH
 
−
| align="center" | CL
 
 
|}
 
|}
  
−
|-
 
 
|
 
|
 
{| {{Prettytable}}
 
{| {{Prettytable}}
−
! width="30pt" | 7
+
! colspan="8" align="center" | Bytes
−
! width="30pt" | 6
 
−
! width="30pt" | 5
 
−
! width="30pt" | 4
 
−
! width="30pt" | 3
 
−
! width="30pt" | 2
 
−
! width="30pt" | 1
 
−
! width="30pt" | 0
 
 
|-
 
|-
−
| colspan="8" align="center" | RDX
 
−
|-
 
−
| colspan="4" style="background:lightgrey" | 
 
−
| colspan="4" align="center" | EDX
 
−
|-
 
−
| colspan="6" style="background:lightgrey" |
 
−
| colspan="2" align="center" | DX
 
−
|-
 
−
| colspan="6" style="background:lightgrey" |
 
−
| align="center" | DH
 
−
| align="center" | DL
 
−
|}
 
−
 
−
|
 
−
{| {{Prettytable}}
 
 
! width="30pt" | 7
 
! width="30pt" | 7
 
! width="30pt" | 6
 
! width="30pt" | 6
Zeile 126: Zeile 59:
 
! width="30pt" | 0
 
! width="30pt" | 0
 
|-
 
|-
−
| colspan="8" align="center" | R8
+
| colspan="8" align="center" | R?
 
|-  
 
|-  
 
| colspan="4" style="background:lightgrey" |   
 
| colspan="4" style="background:lightgrey" |   
−
| colspan="4" align="center" | R8D
+
| colspan="4" align="center" | R?D
 
|-
 
|-
 
| colspan="6" style="background:lightgrey" |  
 
| colspan="6" style="background:lightgrey" |  
−
| colspan="2" align="center" | R8W
+
| colspan="2" align="center" | R?W
 
|-
 
|-
 
| colspan="7" style="background:lightgrey" |
 
| colspan="7" style="background:lightgrey" |
−
| align="center" | R8L
+
| align="center" | R?L
 +
|-
 +
| colspan="8" style="background:lightgrey" align="center" | ? = 8, 9, 10, 11, 12, 13, 14, 15
 
|}
 
|}
  
−
|
 
−
{| {{Prettytable}}
 
−
! width="30pt" | 7
 
−
! width="30pt" | 6
 
−
! width="30pt" | 5
 
−
! width="30pt" | 4
 
−
! width="30pt" | 3
 
−
! width="30pt" | 2
 
−
! width="30pt" | 1
 
−
! width="30pt" | 0
 
−
|-
 
−
| colspan="8" align="center" | R9
 
−
|-
 
−
| colspan="4" style="background:lightgrey" | 
 
−
| colspan="4" align="center" | R9D
 
−
|-
 
−
| colspan="6" style="background:lightgrey" |
 
−
| colspan="2" align="center" | R9W
 
−
|-
 
−
| colspan="7" style="background:lightgrey" |
 
−
| align="center" | R9L
 
 
|}
 
|}
  
 +
===Indexregister===
 +
{| {{Prettytable}}
 +
! colspan="8" align="center" | Bytes
 
|-
 
|-
−
|
 
−
{| {{Prettytable}}
 
 
! width="30pt" | 7
 
! width="30pt" | 7
 
! width="30pt" | 6
 
! width="30pt" | 6
Zeile 173: Zeile 88:
 
! width="30pt" | 0
 
! width="30pt" | 0
 
|-
 
|-
−
| colspan="8" align="center" | R10
+
| colspan="8" align="center" | R?I
 
|-  
 
|-  
 
| colspan="4" style="background:lightgrey" |   
 
| colspan="4" style="background:lightgrey" |   
−
| colspan="4" align="center" | R10D
+
| colspan="4" align="center" | E?I
 
|-
 
|-
 
| colspan="6" style="background:lightgrey" |  
 
| colspan="6" style="background:lightgrey" |  
−
| colspan="2" align="center" | R10W
+
| colspan="2" align="center" | ?I
 
|-
 
|-
 
| colspan="7" style="background:lightgrey" |
 
| colspan="7" style="background:lightgrey" |
−
| align="center" | R10L
+
| align="center" | ?IL
 +
|-
 +
| colspan="8" style="background:lightgrey" align="center" | ? = D, S
 
|}
 
|}
  
−
|
+
===Zeigerregister===
 
{| {{Prettytable}}
 
{| {{Prettytable}}
 +
! colspan="8" align="center" | Bytes
 +
|-
 
! width="30pt" | 7
 
! width="30pt" | 7
 
! width="30pt" | 6
 
! width="30pt" | 6
Zeile 196: Zeile 115:
 
! width="30pt" | 0
 
! width="30pt" | 0
 
|-
 
|-
−
| colspan="8" align="center" | R11
+
| colspan="8" align="center" | R?P
 
|-  
 
|-  
 
| colspan="4" style="background:lightgrey" |   
 
| colspan="4" style="background:lightgrey" |   
−
| colspan="4" align="center" | R11D
+
| colspan="4" align="center" | E?P
 
|-
 
|-
 
| colspan="6" style="background:lightgrey" |  
 
| colspan="6" style="background:lightgrey" |  
−
| colspan="2" align="center" | R11W
+
| colspan="2" align="center" | ?P
 
|-
 
|-
 
| colspan="7" style="background:lightgrey" |
 
| colspan="7" style="background:lightgrey" |
−
| align="center" | R11L
+
| align="center" | ?PL
 +
|-
 +
| colspan="8" style="background:lightgrey" align="center" | ? = B, S
 
|}
 
|}
  
−
|
+
===Instruktionsregister===
 
{| {{Prettytable}}
 
{| {{Prettytable}}
 +
! colspan="8" align="center" | Bytes
 +
|-
 
! width="30pt" | 7
 
! width="30pt" | 7
 
! width="30pt" | 6
 
! width="30pt" | 6
Zeile 219: Zeile 142:
 
! width="30pt" | 0
 
! width="30pt" | 0
 
|-
 
|-
−
| colspan="8" align="center" | R12
+
| colspan="8" align="center" | RIP
 
|-  
 
|-  
 
| colspan="4" style="background:lightgrey" |   
 
| colspan="4" style="background:lightgrey" |   
−
| colspan="4" align="center" | R12D
+
| colspan="4" align="center" | EIP
 
|-
 
|-
 
| colspan="6" style="background:lightgrey" |  
 
| colspan="6" style="background:lightgrey" |  
−
| colspan="2" align="center" | R12W
+
| colspan="2" align="center" | IP
−
|-
 
−
| colspan="7" style="background:lightgrey" |
 
−
| align="center" | R12L
 
 
|}
 
|}
  
 +
===Flagregister===
 +
{| {{Prettytable}}
 +
! colspan="8" align="center" | Bytes
 
|-
 
|-
−
|
 
−
{| {{Prettytable}}
 
 
! width="30pt" | 7
 
! width="30pt" | 7
 
! width="30pt" | 6
 
! width="30pt" | 6
Zeile 243: Zeile 164:
 
! width="30pt" | 0
 
! width="30pt" | 0
 
|-
 
|-
−
| colspan="8" align="center" | R13
+
| colspan="8" align="center" | RFLAGS
 
|-  
 
|-  
 
| colspan="4" style="background:lightgrey" |   
 
| colspan="4" style="background:lightgrey" |   
−
| colspan="4" align="center" | R13D
+
| colspan="4" align="center" | EFLAGS
−
|-
 
−
| colspan="6" style="background:lightgrey" |
 
−
| colspan="2" align="center" | R13W
 
−
|-
 
−
| colspan="7" style="background:lightgrey" |
 
−
| align="center" | R13L
 
 
|}
 
|}
  
−
|
+
===Segmentregister===
 
{| {{Prettytable}}
 
{| {{Prettytable}}
−
! width="30pt" | 7
+
! colspan="2" align="center" | Bytes
−
! width="30pt" | 6
+
|-
−
! width="30pt" | 5
 
−
! width="30pt" | 4
 
−
! width="30pt" | 3
 
−
! width="30pt" | 2
 
 
! width="30pt" | 1
 
! width="30pt" | 1
 
! width="30pt" | 0
 
! width="30pt" | 0
 
|-
 
|-
−
| colspan="8" align="center" | R14
+
| colspan="2" align="center" | ?S
−
|-
 
−
| colspan="4" style="background:lightgrey" | 
 
−
| colspan="4" align="center" | R14D
 
 
|-
 
|-
−
| colspan="6" style="background:lightgrey" |
+
| colspan="2" style="background:lightgrey" align="center" | ? = C, D, E, F, G, S
−
| colspan="2" align="center" | R14W
 
−
|-
 
−
| colspan="7" style="background:lightgrey" |
 
−
| align="center" | R14L
 
 
|}
 
|}
  
−
|
+
===SSE-Register===
 
{| {{Prettytable}}
 
{| {{Prettytable}}
 +
! colspan="16" align="center" | Bytes
 +
|-
 +
! width="30pt" | 15
 +
! width="30pt" | 14
 +
! width="30pt" | 13
 +
! width="30pt" | 12
 +
! width="30pt" | 11
 +
! width="30pt" | 10
 +
! width="30pt" | 9
 +
! width="30pt" | 8
 
! width="30pt" | 7
 
! width="30pt" | 7
 
! width="30pt" | 6
 
! width="30pt" | 6
Zeile 289: Zeile 203:
 
! width="30pt" | 0
 
! width="30pt" | 0
 
|-
 
|-
−
| colspan="8" align="center" | R15
+
| colspan="16" align="center" | XMM?
−
|-
 
−
| colspan="4" style="background:lightgrey" | 
 
−
| colspan="4" align="center" | R15D
 
 
|-
 
|-
−
| colspan="6" style="background:lightgrey" |
+
| colspan="16" style="background:lightgrey" align="center" | ? = 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15
−
| colspan="2" align="center" | R15W
 
−
|-
 
−
| colspan="7" style="background:lightgrey" |
 
−
| align="center" | R15L
 
−
|}
 
 
|}
 
|}
  
−
===Indexregister===
+
===Floatingpointregister===
−
 
 
−
{|
 
−
|
 
 
{| {{Prettytable}}
 
{| {{Prettytable}}
−
! width="30pt" | 7
+
! colspan="10" align="center" | Bytes
−
! width="30pt" | 6
 
−
! width="30pt" | 5
 
−
! width="30pt" | 4
 
−
! width="30pt" | 3
 
−
! width="30pt" | 2
 
−
! width="30pt" | 1
 
−
! width="30pt" | 0
 
 
|-
 
|-
−
| colspan="8" align="center" | RDI
+
! width="30pt" | 9
−
|-
+
! width="30pt" | 8
−
| colspan="4" style="background:lightgrey" |
 
−
| colspan="4" align="center" | EDI
 
−
|-
 
−
| colspan="6" style="background:lightgrey" |
 
−
| colspan="2" align="center" | DI
 
−
|-
 
−
| colspan="7" style="background:lightgrey" |
 
−
| align="center" | DIL
 
−
|}
 
−
 
 
−
|
 
−
{| {{Prettytable}}
 
 
! width="30pt" | 7
 
! width="30pt" | 7
 
! width="30pt" | 6
 
! width="30pt" | 6
Zeile 339: Zeile 223:
 
! width="30pt" | 0
 
! width="30pt" | 0
 
|-
 
|-
−
| colspan="8" align="center" | RSI
+
| colspan="10" align="center" | ST?
−
|-
 
−
| colspan="4" style="background:lightgrey" | 
 
−
| colspan="4" align="center" | ESI
 
−
|-
 
−
| colspan="6" style="background:lightgrey" |
 
−
| colspan="2" align="center" | SI
 
 
|-
 
|-
−
| colspan="7" style="background:lightgrey" |
+
| colspan="10" style="background:lightgrey" align="center" | ? = 0, 1, 2, 3, 4, 5, 6, 7
−
| align="center" | SIL
 
 
|}
 
|}
  
−
|}
 
−
===Zeigerregister===
 
−
{|
 
−
|
 
 
{| {{Prettytable}}
 
{| {{Prettytable}}
−
! width="30pt" | 7
+
! colspan="8" align="center" | Bits
−
! width="30pt" | 6
 
−
! width="30pt" | 5
 
−
! width="30pt" | 4
 
−
! width="30pt" | 3
 
−
! width="30pt" | 2
 
−
! width="30pt" | 1
 
−
! width="30pt" | 0
 
−
|-
 
−
| colspan="8" align="center" | RBP
 
−
|-
 
−
| colspan="4" style="background:lightgrey" | 
 
−
| colspan="4" align="center" | EBP
 
 
|-
 
|-
−
| colspan="6" style="background:lightgrey" |
+
! width="30pt" | 9
−
| colspan="2" align="center" | BP
+
! width="30pt" | 8
−
|-
 
−
| colspan="7" style="background:lightgrey" |
 
−
| align="center" | BPL
 
−
|}
 
−
 
 
−
|
 
−
{| {{Prettytable}}
 
 
! width="30pt" | 7
 
! width="30pt" | 7
 
! width="30pt" | 6
 
! width="30pt" | 6
Zeile 388: Zeile 242:
 
! width="30pt" | 0
 
! width="30pt" | 0
 
|-
 
|-
−
| colspan="8" align="center" | RSP
+
| colspan="10" align="center" | FOP
−
|-
 
−
| colspan="4" style="background:lightgrey" | 
 
−
| colspan="4" align="center" | ESP
 
−
|-
 
−
| colspan="6" style="background:lightgrey" |
 
−
| colspan="2" align="center" | SP
 
−
|-
 
−
| colspan="7" style="background:lightgrey" |
 
−
| align="center" | SPL
 
−
|}
 
−
 
 
−
|}
 
−
 
 
−
 
 
−
{| {{Prettytable}}
 
−
! Bits  || Register
 
−
|-
 
−
| 8 || AL, BL, CL, DL, DIL, SIL, BPL, SPL, R8L, R9L, R10L, R11L, R12L, R13L, R14L, R15L
 
−
|-
 
−
| 16 || AX, BX, CX, DX, DI, SI, BP, SP, CS, DS, ES, FS, GS, SS, R8W, R9W, R10W, R11W, R12W, R13W, R14W, R15W
 
−
|-
 
−
| 32 || EAX, EBX, ECX, EDX, EDI, ESI, EBP, ESP, EIP, EFLAGS, R8D, R9D, R10D, R11D, R12D, R13D, R14D, R15D
 
−
|-
 
−
| 64 || RAX, RBX, RCX, RDX, RDI, RSI, RBP, RSP, RIP, RFLAGS, R8, R9, R10, R11, R12, R13, R14, R15
 
−
|-
 
−
| 128 || XMM0, XMM1, XMM2, XMM3, XMM4, XMM5, XMM6, XMM7, XMM8, XMM9, XMM10, XMM11, XMM12, XMM13, XMM14, XMM15
 
−
|}
 
−
 
 
−
{| {{Prettytable}}
 
−
| 4
 
−
|-
 
−
| 2 || || 2
 
−
|-
 
−
| 1 || 1 || ||
 
 
|}
 
|}