Register — Änderungen 4604 → 4605

Zeile 1: Zeile 1:
 +
{{Stub}}
 +
 
==x86 CPU Register==
 
==x86 CPU Register==
  
Zeile 229: Zeile 231:
  
 
{| {{Prettytable}}
 
{| {{Prettytable}}
−
! colspan="8" align="center" | Bits
+
! colspan="16" align="center" | Bits
 +
|-
 +
! width="30pt" | 15
 +
! width="30pt" | 14
 +
! width="30pt" | 13
 +
! width="30pt" | 12
 +
! width="30pt" | 11
 +
! width="30pt" | 10
 +
! width="30pt" | 9
 +
! width="30pt" | 8
 +
! width="30pt" | 7
 +
! width="30pt" | 6
 +
! width="30pt" | 5
 +
! width="30pt" | 4
 +
! width="30pt" | 3
 +
! width="30pt" | 2
 +
! width="30pt" | 1
 +
! width="30pt" | 0
 +
|-
 +
| colspan="16" align="center" | Control Register
 +
|}
 +
 
 +
 
 +
{| {{Prettytable}}
 +
! colspan="16" align="center" | Bits
 +
|-
 +
! width="30pt" | 15
 +
! width="30pt" | 14
 +
! width="30pt" | 13
 +
! width="30pt" | 12
 +
! width="30pt" | 11
 +
! width="30pt" | 10
 +
! width="30pt" | 9
 +
! width="30pt" | 8
 +
! width="30pt" | 7
 +
! width="30pt" | 6
 +
! width="30pt" | 5
 +
! width="30pt" | 4
 +
! width="30pt" | 3
 +
! width="30pt" | 2
 +
! width="30pt" | 1
 +
! width="30pt" | 0
 +
|-
 +
| colspan="16" align="center" | Status Register
 +
|}
 +
 
 +
 
 +
{| {{Prettytable}}
 +
! colspan="16" align="center" | Bits
 +
|-
 +
! width="30pt" | 15
 +
! width="30pt" | 14
 +
! width="30pt" | 13
 +
! width="30pt" | 12
 +
! width="30pt" | 11
 +
! width="30pt" | 10
 +
! width="30pt" | 9
 +
! width="30pt" | 8
 +
! width="30pt" | 7
 +
! width="30pt" | 6
 +
! width="30pt" | 5
 +
! width="30pt" | 4
 +
! width="30pt" | 3
 +
! width="30pt" | 2
 +
! width="30pt" | 1
 +
! width="30pt" | 0
 +
|-
 +
| colspan="16" align="center" | Tag Register
 +
|}
 +
 
 +
{| {{Prettytable}}
 +
! colspan="10" align="center" | Bits
 
|-
 
|-
 
! width="30pt" | 9
 
! width="30pt" | 9